Which chipset is responsible for controlling the data flow between - ProProfs Discuss
Advertisement

Which chipset is responsible for controlling the data flow between the RAM and the processor?

Which chipset is responsible for controlling the data flow between the RAM and the processor?<br/>

Change Image    Delete

Asked by Tmede, Last updated: Nov 09, 2024

+ Answer
Request
Question menu
Vote up Vote down

1 Answer

tmede212

tmede

tmede212
Tmede

Answered Nov 03, 2017

Northbridge
upvote downvote
Reply